Next revision of SystemVerilog standard will not start until at least March 2015

Standard

Update: The (unapproved) meetings of the March 2015 meeting are here.

Following up to “Is it time for another revision of SystemVerilog”, according to the Oct. 7 minutes the next meeting will “be scheduled in or around DVCon San Jose 2015” in March 2015.

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s